



Inventor: Werner Juengling et al.

Title: Methods of Forming Materials Between Conductive Electrical  
Components, and Insulating Materials

Assignee: Micron Technology, Inc.

**INFORMATION DISCLOSURE STATEMENT**

References – See Attached Form PTO-1449

The attached form PTO-1449 is submitted in compliance with 37 CFR  
§1.56. No admission is made regarding whether any of the submitted references  
is prior art. Copies of the references are attached.

Respectfully submitted,

Dated:

*January 26, 2004*

By:

*Jennifer J. Taylor*  
Jennifer J. Taylor, Ph.D.  
Reg. No. 48,711

RECEIVED  
FEB - 3 2004  
TECHNOLOGY CENTER 2800

EL979953544

Form PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. MI22-1789	SERIAL NO. 09/976,624
<div style="display: flex; align-items: center; justify-content: center;"> <div style="border: 2px solid black; border-radius: 50%; padding: 10px; text-align: center; margin-right: 10px;"> O I P E JAN 26 2004 42 </div> <div> LIST OF ART CITED BY APPLICANT  (Use several sheets if necessary) </div> </div>				APPLICANT Werner Juengling et al.	
				FILING DATE October 12, 2001	GROUP 2813

  

U.S. PATENT DOCUMENTS						
*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate
	AA	6,039,847	03-2000	Chayahara et al.		
	AB	4,572,848	02-1986	Pollak et al.		
	AC	5,380,511	01-1995	Arahoru et al.		
	AD	6,184,572 B1	02-2001	Mountsier et al.		
	AE	5,165,991	11-1992	Fukuda et al.		
	AF	5,466,617	11-1995	Shannon		
	AG	5,061,514	10-1991	Boeglin		
	AH	6,495,458 B2	12-2002	Marsh		
	AI	6,448,187 B2	09-2002	Yau et al.		
	AJ	6,207,583 B1	03-2001	Dunne et al.		
	AK	6,204,172 B1	03-2001	Marsh		
	AL	5,736,459	04-1998	Tseng		

  

FOREIGN PATENT DOCUMENTS							
*Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation	
						Yes	No
	AM						
	AN						
	AO						
	AP						
	AQ						

  

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)		
AR		Gayet, et al., Translation of EP 0923125 A1, "Process For Making Metal Interconnections In Integrated Circuits" 6/1999
AS		Wolf, et al. Silicon Processing for the VLSI Era, Vol. 1-Process Technology, Lattice Press: Sunset Beach CA, 1986, pp. 428-429.
AT		

  

EXAMINER	DATE CONSIDERED
----------	-----------------

  

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Form PTO-159 <div style="border: 2px solid black; border-radius: 50%; padding: 10px; display: inline-block; transform: rotate(-45deg);">           OFFICE            JAN 26 2004            U.S. DEPT. OF COMMERCE            PATENT &amp; TRADEMARK OFFICE         </div>		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. M122-1789		SERIAL NO. 09/976,624	
LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)				APPLICANT Werner Juengling et al.			
FILING DATE October 12, 2001				GROUP 2813			

  

U.S. PATENT DOCUMENTS							
*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate	
AA	6,351,039 B1	02-2002	Jin et al.				
AB	6,271,146 B1	08-2001	Ross				
AC	6,143,645	11-2000	Hsu et al.				
AD	6,008,540	12-1999	Lu et al.				
AE	6,589,887 B1	07-2003	Dalton et al.				
AF							
AG							
AH							
AI							
AJ							
AK							
AL							

  

FOREIGN PATENT DOCUMENTS							
	Document Number	Date	Country	Class	Subclass	Translation	
						Yes	No
AM							
AN							
AO							
AP							
AQ							

  

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)			
	AR		
	AS		
	AT		

  

EXAMINER	DATE CONSIDERED
----------	-----------------

  

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.